Parallel test pattern generation for programmable logic devices | lit.salon