Numerical Validation in Current Hardware Architectures | lit.salon