A formal methodology for automated synthesis of VLSI systems
by Zebo Peng
1987181 pages
Dept. of Computer and Information Science, Linköping University·1 editions
Loading Description
Tags
NewBookshelves
0 readersNo users with this book on their shelves. Maybe you could be the first.
Threads
0 discussionsQuotes
0 quotesReviews
0 reviewsNo reviews yet. Add your review.
Lists
0 listsNo lists containing this book.
Purchasable Editions
1 editionsThe Amazon links are affiliate links
A formal methodology for automated synthesis of VLSI systems (1987)
A formal methodology for automated synthesis of VLSI systems (1987)
Dept. of Computer and Information Science, Linköping University
Dept. of Computer and Information Science, Linköping University
ISBN 10: 9178702259
ISBN 13: 9789178702251