Modeling of Electrical Overstress in Integrated Circuits | lit.salon