Verilog Styles for Synthesis of Digital Systems | lit.salon