Verification techniques for system-level design | lit.salon