Logic Minimization Algorithms for VLSI Synthesis | lit.salon