Logic Synthesis and Verification (The Springer International Series in Engineering and Computer Science) | lit.salon