Logic-timing Simulation And the Degradation Delay Model | lit.salon