Verification and Validation in Systems Engineering: Assessing UML/SysML Design Models | lit.salon