Layout optimizations in VLSI design | lit.salon