Formal specification and verification in VLSI design | lit.salon