SystemVerilog for Design | lit.salon