The power of assertions in SystemVerilog | lit.salon