Automated tolerance verification for process plan generation | lit.salon