Verilog and SystemVerilog Gotchas | lit.salon