Dynamic reconfigurable network-on-chip design | lit.salon